
## -(33)-9-54-16-23-53


contact@sacasa.info

# B6620



**IMPERX:** Technically superior products, full tech support, rapid-response customer care. "Bobcat 2.0" adds many new features, lens control, more memory and enhanced image quality. Each easy to use Bobcat is supported by IMPERX professionals.





www.sacasa.info

INTERFACES AVAILABLE: Resolution Sensor Sensor Format

000001000 010000000 010010000

1010101

Pixel Size Frame Rate Standard Clock Frame Rate Overclocked Maximum Frame Rate Minimum S/N Ratio Output Format

Analog Gain Control Black Level Control Digital Gain and Offset RGB Gain and Offset White Balance Shutter Speed Exposure Control Long Integration Regions of Interest (ROI) Binning H/V Trigger Inputs

**Trigger Options** 

Trigger Modes

Double Trigger (PIV) Interframe External Inputs/Outputs Strobe Output RS232 Interface Pulse Generator Image Overlay Image Enhancement

Internal DDR Memory On Board FIFO (GEV & PoE) Gamma Correction Data Corrections

Minimum Illumination Lens Mount

Video Iris Control Iris, Zoom Focus Control Supply Input Range Power Consumption Size – Width/Height Size – Length

Weight Vibration, Shock Environmental Humidity MTBF Regulatory

MEDICAL | SCIENTIFIC

HD-SDI

Camera Link® Base, GigE Vision, PoE, CoaXPress 6576 x 4384 (std.), 6600 x 4400 (max.) KAI-29050, CCD 36.17mm (H) x 24.11mm (V) 43.47mm diagonal 35mm optical format 5.50 µm 30 MHz / 1.8 fps 40 MHz / 2.4 fps 10.8 fps 60dB Mono CCD: 8, 10, 12, 14-bit (Single only) Color CCD: 8, 10, 12 **TRUESENSE Sparse CFA** Manual, Auto: 0 - 36dB 1024 steps Manual, 1024 steps Manual Manual Manual, auto, off 1us/step, 1/125,000 to 1/2.5 sec (nom) Manual, auto, external Up to 16 seconds 7 ROIs, any line to any line, any pixel to any pixel 1x, 2x, 3x, 4x, 8x (Independent for H & V) External (TTL via IN1/IN2), pulse generator, software, computer Level, edge, pulse width, internal exposure, up to 16 seconds trigger delay, debounce Free-run, standard, double, fast, asynchronous, frame accumulation Time: ~300 nanoseconds 2 IN, 2 OUT, user programmable 2 strobes, programmable position and duration Yes, programmable Yes, programmable Optical center, programmable H & V lines Threshold, contrast enhancement, knee correction, horizontal flip, negative image, bit shift (+/- 7 places) 2Gb (256 MB) 1Gb (128 MB) G=1.0, G=0.45, user upgradeable LUT Defective/hot pixel correction (static, dynamic), FFC, black level, vertical smear 1 Lux, F/ 1.4 F-Mount (Default), C, M42, EOS, Rodenstock, Custom OEM Auto, programmable Manual, user programmable 12VDC (10V - 15V), 1.5 A inrush CLB 4.5 W, GEV 6.0W, PoE 7.2W, CXP TBD 60mm (W) x 60mm (H) - Applies to all interfaces CLB 53.1mm (L), GEV 70.8mm (L), PoE 84.4mm (L), CXP 60.1mm (L) CLB 355g, GEV 405g, PoE 545g, CXP 391g 100g (20-200) HZ XYZ, 1000g -40°C to +85°C Operating, -50°C to +90°C Storage 10% to 90% non-condensing


>660,000 hours @ 40°C (Telcordia SR-332) FCC 15 part A, CE, RoHS

AERIAL IMAGING

AUTOMATION | INSPECTION

TRAFFIC | TRANSPORTATION

## **BOBCAT 2.0 B6620 Specifications**



## Power and I/O Interface

		5	16	
	10	00	B	1
	00		9)))	1
1/1	RG	0	1/1	

#### Lens Control/RS232

See manual for PIN information 1



**IRIS Return** 7 FOCUS + **IRIS VCC** 8 ZOOM -3 IRIS Video 9 ZOOM + 4 IRIS -10 UART\_COM 5 IRIS + 11 UART\_RX 6 FOCUS -12 UART\_TX

Connector: Hirose HR 10A- 10R- 12SB(71) \* Canon EOS control available

7

8

9

11

Connector: Hirose HR 10A- 10R- 12PB(71)

12V DC Return \*

+12V DC\*

**IRIS VCC** 

IRIS Video

**IRIS Return** 

OUT1/2 Return

\*Not connected for CXP

1

2

3

4

5

6

2

**OUT1** Signal

IN1 Signal

IN2 Signal 10 IN1/2 Return

Reserved


12 OUT2 Signal

Interfaces available Camera Link<sup>®</sup> Base (CLB) GigE Vision (GEV / PoE) CoaXPress (CXP)

Sensor types available Monochrome **Bayer Color TRUESENSE Sparse CFA** 

Accessories (Sold separately) PS12v04-Power Supply w/ 1 input and 1 output PS12v05-Power Supply (as above) and Video Iris





Quality Management System ISO 9001:2008 Registered Environmental Management System ISO 14001:2004 Registered DDTC Registered (Directorate of Defense Trade Controls, US Department of State)









# KAI-29050

# 6576 (H) x 4384 (V) Interline CCD Image Sensor

#### Description

The KAI–29050 Image Sensor is a 29 Megapixel CCD in a 35 mm optical format. Based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, the sensor features broad dynamic range, excellent imaging performance, and a flexible readout architecture that enables use of 1, 2, or 4 outputs for full resolution readout up to 4 frames per second. A vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control.

The sensor is available with the TRUESENSE Sparse Color Filter Pattern, which provides a 2x improvement in light sensitivity compared to a standard color Bayer part.

The sensor shares common PGA pin-out and electrical configurations with other devices based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, allowing a single camera design to be leveraged to support multiple members of this sensor family.

Table 1.	GENERAL	SPECIFICATIONS

Parameter	Typical Value						
Architecture	Interline CCD; Progressive Scan						
Total Number of Pixels	6644 (H) x 4452 (V)						
Number of Effective Pixels	6600 (H) x 4408 (V)						
Number of Active Pixels	6576 (H) x 4384 (V)						
Pixel Size	5.5 μm (H) x 5.5 μm (V)						
Active Image Size	36.17 mm (H) x 24.11 mm (V) 43.47 mm (diag.), 35 mm Optical Format						
Aspect Ratio	3:2						
Number of Outputs	1, 2, or 4						
Charge Capacity	20,000 electrons						
Output Sensitivity	34 μV/e <sup>-</sup>						
Quantum Efficiency Pan (-AXA, -QXA, -PXA) R, G, B (-FXA, -QXA) R, G, B (-CXA, -PXA)	43% 28%, 35%, 38% 29%, 35%, 37%						
Read Noise (f = 40 MHz)	12 electrons rms						
Dark Current Photodiode VCCD	7 electrons/s 140 electrons/s						
Dark Current Doubling Temp. Photodiode VCCD	7°C 9°C						
Dynamic Range	64 dB						
Charge Transfer Efficiency	0.999999						
Blooming Suppression	> 300 X						
Smear	Estimated –100 dB						
Image Lag	< 10 electrons						
Maximum Pixel Clock Speed	40 MHz						
Maximum Frame Rates Quad Output Dual Output Single Output	4 fps 2 fps 1 fps						
Package	72 pin PGA						
Cover Glass	AR coated, 2 Sides						

NOTE: All parameters are specified at T = 40°C unless otherwise noted.



## **ON Semiconductor®**

www.onsemi.com





#### Features

- Bayer Color Pattern, TRUESENSE Sparse Color Filter Pattern, and Monochrome Configurations
- Progressive Scan Readout
- Flexible Readout Architecture
- High Frame Rate
- High Sensitivity
- Low Noise Architecture
- Excellent Smear Performance
- Package Pin Reserved for Device Identification

#### Applications

- Industrial Imaging and Inspection
- Medical Imaging
- Security

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

## KAI-29050

## **ORDERING INFORMATION**

## Table 2. ORDERING INFORMATION

Part Number	Description	Marking Code
KAI-29050-AXA-JD-B1	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-29050-AXA Serial Number
KAI-29050-AXA-JD-B2	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	
KAI-29050-AXA-JD-AE	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
KAI-29050-AXA-JR-B1	Monochrome, Special Microlens, PGA Package, Taped Clear Cover Glass with AR coating (both sides), Grade 1	
KAI-29050-AXA-JR-B2	Monochrome, Special Microlens, PGA Package, Taped Clear Cover Glass with AR coating (both sides), Grade 2	
KAI-29050-AXA-JR-AE	Monochrome, Special Microlens, PGA Package, Taped Clear Cover Glass with AR coating (both sides), Engineering Grade	
KAI-29050-FXA-JD-B1	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-29050-FXA Serial Number
KAI-29050-FXA-JD-B2	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	
KAI-29050-FXA-JD-AE	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
KAI-29050-QXA-JD-B1	Gen2 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-29050-QXA Serial Number
KAI-29050-QXA-JD-B2	Gen2 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	
KAI-29050-QXA-JD-AE	Gen2 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	

#### Table 3. EVALUATION SUPPORT

Catalog Number	Product Name	Description
4H2207	KEM-4H2207-G2 FPGA Board-14-40	FPGA Board for IT-CCD Evaluation Hardware
4H2209	KEH-4H2209-KAI-72 Pin Imager Board	72 Pin Imager Board for IT-CCD Evaluation Hardware
4H2211	KEL-4H2211-Lens Mount Kit	Lens Mount Kit for IT-CCD Evaluation Hardware

See the ON Semiconductor *Device Nomenclature* document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.onsemi.com.

#### Table 4. NOT RECOMMENDED FOR NEW DESIGNS

Part Number	Description	Marking Code
KAI-29050-CXA-JD-B1	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-29050-CXA Serial Number
KAI-29050-CXA-JD-B2	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	
KAI-29050-CXA-JD-AE	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
KAI-29050-PXA-JD-B1	Gen1 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-29050-PXA Serial Number
KAI-29050-PXA-JD-B2	Gen1 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	
KAI-29050-PXA-JD-AE	Gen1 Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	

## **DEVICE DESCRIPTION**

#### Architecture




Figure 2. Block Diagram

#### **Dark Reference Pixels**

There are 22 dark reference rows at the top and 22 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 22 dark columns on the left or right side of the image sensor as a dark reference.

Under normal circumstances use only the center 20 columns of the 22 column dark reference due to potential light leakage.

#### **Dummy Pixels**

Within each horizontal shift register there are 11 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

In addition, there is one dummy row of pixels at the top and bottom of the image.

#### **Active Buffer Pixels**

12 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels. These pixels are light sensitive but are not tested for defects and non–uniformities.

#### Image Acquisition

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming.

## **ESD** Protection

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and

power-down sequences may cause damage to the sensor. See Power-Up and Power-Down Sequence section.

#### **Bayer Color Filter Pattern**




Figure 3. Bayer Color Filter Pattern

#### **TRUESENSE Sparse Color Filter Pattern**




Figure 4. TRUESENSE Sparse Color Filter Pattern

KAI-29050

## PHYSICAL DESCRIPTION

#### **Pin Description and Device Orientation**




Figure 5. Package Pin Designations – Top View

#### Table 5. PIN DESCRIPTION

Pin	Name	Description
1	V3B	Vertical CCD Clock, Phase 3, Bottom
3	V1B	Vertical CCD Clock, Phase 1, Bottom
4	V4B	Vertical CCD Clock, Phase 4, Bottom
5	VDDa	Output Amplifier Supply, Quadrant a
6	V2B	Vertical CCD Clock, Phase 2, Bottom
7	GND	Ground
8	VOUTa	Video Output, Quadrant a
9	Ra	Reset Gate, Quadrant a
10	RDa	Reset Drain, Quadrant a
11	H2SLa	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a
12	OGa	Output Gate, Quadrant a
13	H1Ba	Horizontal CCD Clock, Phase 1, Barrier, Quadrant a
14	H2Ba	Horizontal CCD Clock, Phase 2, Barrier, Quadrant a
15	H2Sa	Horizontal CCD Clock, Phase 2, Storage, Quadrant a
16	H1Sa	Horizontal CCD Clock, Phase 1, Storage, Quadrant a
17	SUB	Substrate
18	FDGab	Fast Line Dump Gate, Bottom
19	N/C	No Connect
20	FDGab	Fast Line Dump Gate, Bottom
21	H2Sb	Horizontal CCD Clock, Phase 2, Storage, Quadrant b
22	H1Sb	Horizontal CCD Clock, Phase 1, Storage, Quadrant b
23	H1Bb	Horizontal CCD Clock, Phase 1, Barrier, Quadrant b
24	H2Bb	Horizontal CCD Clock, Phase 2, Barrier, Quadrant b
25	H2SLb	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b
26	OGb	Output Gate, Quadrant b
27	Rb	Reset Gate, Quadrant b
28	RDb	Reset Drain, Quadrant b
29	GND	Ground
30	VOUTb	Video Output, Quadrant b
31	VDDb	Output Amplifier Supply, Quadrant b
32	V2B	Vertical CCD Clock, Phase 2, Bottom
33	V1B	Vertical CCD Clock, Phase 1, Bottom
34	V4B	Vertical CCD Clock, Phase 4, Bottom
35	V3B	Vertical CCD Clock, Phase 3, Bottom
36	ESD	ESD Protection Disable

72ESDESD Protection Disable71V3TVertical CCD Clock, Phase 3, Top70V4TVertical CCD Clock, Phase 4, Top69V1TVertical CCD Clock, Phase 1, Top68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Quadrant c64RDcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Storage, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top55SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d49H1BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d48OGdOutput Gate, Quadrant d44<	Pin	Name	Description
70V4TVertical CCD Clock, Phase 4, Top69V1TVertical CCD Clock, Phase 1, Top68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c63RcReset Drain, Quadrant c64RDcReset Gate, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54PDGcdCD Clock, Phase 2, Storage, Quadrant d55N/CNo Connect54FDGcdFast Line Dump Gate, Top55SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Cp Clock, Phase 2, Storage, Last Phase, Quadrant d56H2	72	ESD	ESD Protection Disable
69V1TVertical CCD Clock, Phase 1, Top68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c65GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top55SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcd	71	V3T	Vertical CCD Clock, Phase 3, Top
68V2TVertical CCD Clock, Phase 2, Top67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c65GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54PDGcdForzontal CCD Clock, Phase 2, Barrier, Quadrant d55N/CNo Connect54FDGcdFast Line Dump Gate, Top55SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Clock, Phase 2, Storage, Last Phase, Quadrant d56H2Bd <td>70</td> <td>V4T</td> <td>Vertical CCD Clock, Phase 4, Top</td>	70	V4T	Vertical CCD Clock, Phase 4, Top
67VDDcOutput Amplifier Supply, Quadrant c66VOUTcVideo Output, Quadrant c65GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Quadrant c61H2SLHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant c54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d54FDGHorizontal CCD Clock, Phase 2, Storage, Quadrant d54H2BdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d54FDGGate, Quadrant d48OGdOutput Gate, Quadrant d44VOUTdVideo Output, Quadrant d45	69	V1T	Vertical CCD Clock, Phase 1, Top
66VOUTcVideo Output, Quadrant c66GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54H2SdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d54H2SdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d54FDGcdFast Line Quadrant d55M/CNo Connect54H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d56H2SdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d <td>68</td> <td>V2T</td> <td>Vertical CCD Clock, Phase 2, Top</td>	68	V2T	Vertical CCD Clock, Phase 2, Top
65GNDGround64RDcReset Drain, Quadrant c63RcReset Gate, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VOUTdVideo Output, Quadrant d45RdReset Gate, Quadrant d46RDd<	67	VDDc	Output Amplifier Supply, Quadrant c
64RDcReset Drain, Quadrant c63RcReset Gate, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Drain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VDUdVideo Output, Quadrant d43Output Amplifier Supply, Quadrant d44VDUdVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top	66	VOUTc	Video Output, Quadrant c
11111163RcReset Gate, Quadrant c62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top53N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d57H2SdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d	65	GND	Ground
62OGcOutput Gate, Quadrant c61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d54H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d55N/CNo Connect54H2SdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d45RdReset Drain, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d45RdReset Gate, Quadrant d44VDDdOutput Amplifier Supply, Quadrant d45RdReset Gate, C	64	RDc	Reset Drain, Quadrant c
61H2SLcHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Barrier, Quadrant c57H2ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d45RdReset Drain, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	63	Rc	Reset Gate, Quadrant c
Storage, Last Phase, Quadrant c60H2BcHorizontal CCD Clock, Phase 2, Barrier, Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top53N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d46RDdReset Drain, Quadrant d45RdReset Drain, Quadrant d46RDdReset Drain, Quadrant d41VOUTdVideo Output, Quadrant d42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	62	OGc	Output Gate, Quadrant c
Ans.Quadrant c59H1BcHorizontal CCD Clock, Phase 1, Barrier, Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d46RDdReset Drain, Quadrant d45RdReset Drain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	61	H2SLc	
Quadrant c58H1ScHorizontal CCD Clock, Phase 1, Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d46RDdReset Drain, Quadrant d45RdReset Drain, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 2, Top41VDDdDevice Identification	60	H2Bc	
Storage, Quadrant c57H2ScHorizontal CCD Clock, Phase 2, Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround44VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	59	H1Bc	
Storage, Quadrant c56FDGcdFast Line Dump Gate, Top55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	58	H1Sc	
55N/CNo Connect54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	57	H2Sc	
54FDGcdFast Line Dump Gate, Top53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	56	FDGcd	Fast Line Dump Gate, Top
53SUBSubstrate52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top38DevIDDevice Identification	55	N/C	No Connect
52H1SdHorizontal CCD Clock, Phase 1, Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d43GNDGround43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	54	FDGcd	Fast Line Dump Gate, Top
Storage, Quadrant d51H2SdHorizontal CCD Clock, Phase 2, Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	53	SUB	Substrate
Storage, Quadrant d50H2BdHorizontal CCD Clock, Phase 2, Barrier, Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	52	H1Sd	
Quadrant d49H1BdHorizontal CCD Clock, Phase 1, Barrier, Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	51	H2Sd	
Quadrant d48OGdOutput Gate, Quadrant d47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	50	H2Bd	
47H2SLdHorizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	49	H1Bd	
Storage, Last Phase, Quadrant d46RDdReset Drain, Quadrant d45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	48	OGd	Output Gate, Quadrant d
45RdReset Gate, Quadrant d44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	47	H2SLd	
44VOUTdVideo Output, Quadrant d43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	46	RDd	Reset Drain, Quadrant d
43GNDGround42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	45	Rd	Reset Gate, Quadrant d
42V2TVertical CCD Clock, Phase 2, Top41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	44	VOUTd	Video Output, Quadrant d
41VDDdOutput Amplifier Supply, Quadrant d40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	43	GND	Ground
40V4TVertical CCD Clock, Phase 4, Top39V1TVertical CCD Clock, Phase 1, Top38DevIDDevice Identification	42	V2T	Vertical CCD Clock, Phase 2, Top
39 V1T Vertical CCD Clock, Phase 1, Top   38 DevID Device Identification	41	VDDd	Output Amplifier Supply, Quadrant d
38 DevID Device Identification	40	V4T	Vertical CCD Clock, Phase 4, Top
	39	V1T	Vertical CCD Clock, Phase 1, Top
37 V3T Vertical CCD Clock, Phase 3, Top	38	DevID	Device Identification
	37	V3T	Vertical CCD Clock, Phase 3, Top

Liked named pins are internally connected and should have a common drive signal.
N/C pins (19, 55) should be left floating.

## **IMAGING PERFORMANCE**

#### Table 6. TYPICAL OPERATION CONDITIONS

Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.

Description	Condition	Notes
Light Source	Continuous red, green and blue LED illumination	For monochrome sensor, only green LED used.
Operation	Nominal operating voltages and timing	

## Table 7. SPECIFICATIONS

#### All Configurations

Description	Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Dark Field Global Non-Uniformity	DSNU	-	-	5	mVpp	Die	27, 40	
Bright Field Global Non-Uniformity		-	2	5	%rms	Die	27, 40	1
Bright Field Global Peak to Peak Non–Uniformity	PRNU	-	10	30	%pp	Die	27, 40	1
Bright Field Center Non–Uniformity		-	1	2	%rms	Die	27, 40	1
Maximum Photoresponse Nonlin- earity	NL	-	2	_	%	Design		2
Maximum Gain Difference Between Outputs	ΔG	-	10	-	%	Design		2
Maximum Signal Error due to Nonlinearity Differences	ΔNL	-	1	-	%	Design		2
Horizontal CCD Charge Capacity	HNe	-	50	-	ke⁻	Design		
Vertical CCD Charge Capacity	VNe	-	45	-	ke⁻	Design		
Photodiode Charge Capacity	PNe	-	20	-	ke⁻	Die	27, 40	3
Horizontal CCD Charge Transfer Efficiency	HCTE	0.999995	0.999999	-		Die		
Vertical CCD Charge Transfer Efficiency	VCTE	0.999995	0.999999	-		Die		
Photodiode Dark Current	lpd	-	7	70	e/p/s	Die	40	
Vertical CCD Dark Current	lvd	-	140	400	e/p/s	Die	40	
Image Lag	Lag	-	-	10	e-	Design		
Antiblooming Factor	Xab	300	-	-		Design		
Vertical Smear	Smr	-	-100	-	dB	Design		
Read Noise	n <sub>e-T</sub>	-	12	-	e⁻rms	Design		4
Dynamic Range	DR	-	64	-	dB	Design		4, 5
Output Amplifier DC Offset	V <sub>odc</sub>	-	9.4	-	V	Die	27, 40	
Output Amplifier Bandwidth	f <sub>-3db</sub>	-	250	-	MHz	Die		6
Output Amplifier Impedance	R <sub>OUT</sub>	-	127	-	Ω	Die	27, 40	
Output Amplifier Sensitivity	$\Delta V / \Delta N$	-	34	-	μV/e <sup>-</sup>	Design		

1. Per color

2. Value is over the range of 10% to 90% of photodiode saturation.

3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 680 mV.

4. At 40 MHz

5. Uses 20LOG (PNe/ n<sub>e-T</sub>)

6. Assumes 5 pF load.

## KAI-29050

Description	Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	QE <sub>max</sub>	-	43	-	%	Design		
Peak Quantum Efficiency Wavelength	λQE	-	470	-	nm	Design		

#### Table 8. KAI-29050-AXA, KAI-29050-QXA, AND KAI-29050-PXA<sup>1</sup> CONFIGURATIONS

1. This color filter set configuration (Gen1) is not recommended for new designs.

#### Table 9. KAI-29050-FBA AND KAI-29050-QBA GEN2 COLOR CONFIGURATIONS WITH MAR GLASS

Description		Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	Blue Green Red	QE <sub>max</sub>	-	37 35 29	-	%	Design		
Peak Quantum Efficiency Wavelength	Blue Green Red	λQE	_	460 530 605	-	nm	Design		

#### Table 10. KAI-29050-CBA AND KAI-29050-PBA GEN1 COLOR CONFIGURATIONS WITH MAR GLASS

Description		Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	Blue Green Red	QE <sub>max</sub>	_	38 35 28	_	%	Design		1
Peak Quantum Efficiency Wavelength	Blue Green Red	λQE	_	470 540 620	_	nm	Design		1

1. This color filter set configuration (Gen1) is not recommended for new designs.

## **TYPICAL PERFORMANCE CURVES**

#### **Quantum Efficiency**

Monochrome with Microlens





Figure 6. Monochrome with Microlens Quantum Efficiency

## KAI-29050



Color (Bayer RGB) with Microlens and MAR Cover Glass (Gen2 and Gen1 CFA)

Figure 7. Color (Bayer) with Microlens Quantum Efficiency

Color (TRUESENSE Sparse CFA) with Microlens (Gen2 and Gen1 CFA)




Figure 8. Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency

## Angular Quantum Efficiency

For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD.

For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD.

Monochrome with Microlens





Figure 9. Monochrome with Microlens Angular Quantum Efficiency



## Dark Current versus Temperature

Figure 10. Dark Current versus Temperature

## Power – Estimated




Figure 11. Power

Frame Rates




Figure 12. Frame Rates

## **DEFECT DEFINITIONS**

#### Table 11. OPERATION CONDITIONS FOR DEFECT TESTING AT 40°C

Description	Condition	Notes
Operational Mode	Two outputs, using VOUTa and VOUTc, continuous readout	
HCCD Clock Frequency	10 MHz	
Pixels Per Line	6800	1
Lines Per Frame	2320	2
Line Time	715.7 µsec	
Frame Time	1660.5 msec	
Photodiode Integration Time (PD_Tint)	Mode A: PD_Tint = Frame Time = 1660.5 msec, no electronic shutter used	
VCCD Integration Time	1593.1 msec	3
Temperature	40°C	
Light Source	Continuous red, green and blue LED illumination	4
Operation	Nominal operating voltages and timing	

1. Horizontal overclocking used.

2. Vertical overclocking used.

3. VCCD Integration Time = 2226 lines x Line Time, which is the total time a pixel will spend in the VCCD registers.

4. For monochrome sensor, only the green LED is used.

## Table 12. DEFECT DEFINITIONS FOR TESTING AT 40°C

Description	Definition	Grade 1	Grade 2 Mono	Grade 2 Color	Notes
Major dark field defective bright pixel	$PD\_Tint = Mode A \to Defect \ge 565 \ mV$	270	540	540	1
Major bright field defective dark pixel	Defect ≥ 12%				
Minor dark field defective bright pixel	$PD\_Tint = Mode A \to Defect \ge 282 \ mV$	2700	5400	5400	
Cluster defect	A group of 2 to 19 contiguous major defective pixels, but no more than 4 adjacent defects horizontally.	20	n/a	n/a	2
Cluster defect	A group of 2 to 38 contiguous major defective pixels, but no more than 5 adjacent defects horizontally.	n/a	50	50	2
Column defect	A group of more than 10 contiguous major defective pixels along a single column	0	7	27	2

1. For the color devices (KAI-29050-CXA and KAI-29050-PXA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.

2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

## KAI-29050

#### Table 13. OPERATION CONDITIONS FOR DEFECT TESTING AT 27°C

Description	Condition	Notes
Operational Mode	Two outputs, using VOUTa and VOUTc, continuous readout	
HCCD Clock Frequency	10 MHz	
Pixels Per Line	6800	1
Lines Per Frame	4544	2
Line Time	715.7 µsec	
Frame Time	3252.2 msec	
Photodiode Integration Time (PD_Tint)	Mode A: PD_Tint = Frame Time = 3252.2 msec, no electronic shutter used	
VCCD Integration Time	1593.1 msec	3
Temperature	27°C	
Light Source	Continuous red, green and blue LED illumination	4
Operation	Nominal operating voltages and timing	

1. Horizontal overclocking used.

2. Vertical overclocking used.

3. VCCD Integration Time = 2226 lines x Line Time, which is the total time a pixel will spend in the VCCD registers.

4. For monochrome sensor, only the green LED is used.

Description	Definition	Grade 1	Grade 2 Mono	Grade 2 Color	Notes
Major dark field defective bright pixel	$PD\_Tint = Mode A \to Defect \ge 183 mV$	270	540	540	1
Major bright field defective dark pixel	Defect ≥ 12%				
Cluster defect	A group of 2 to 19 contiguous major defective pixels, but no more than 4 adjacent defects horizontally.	20	n/a	n/a	2
Cluster defect	A group of 2 to 38 contiguous major defective pixels, but no more than 5 adjacent defects horizontally.	n/a	50	50	2
Column defect	A group of more than 10 contiguous major defective pixels along a single column	0	7	27	2

1. For the color devices (KAI-29050-CXA and KAI-29050-PXA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.

2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

#### **Defect Map**

The defect map supplied with each sensor is based upon testing at an ambient (27°C) temperature. Minor point

defects are not included in the defect map. All defective pixels are reference to pixel 1, 1 in the defect maps. See Figure 13: Regions of interest for the location of pixel 1,1.

## **TEST DEFINITIONS**

#### **Test Regions of Interest**

Image Area ROI:Pixel (1, 1) to Pixel (6600, 4408)Active Area ROI:Pixel (13, 13) to Pixel (6588, 4396)Center ROI:Pixel (3251, 2155) to Pixel (3350, 2254)Only the Active Area ROI pixels are used for performance and defect tests.

#### Overclocking

The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 13 for a pictorial representation of the regions of interest.




Figure 13. Regions of Interest

#### Tests

#### Dark Field Global Non–Uniformity

This test is performed under dark field conditions. The sensor is partitioned into 1536 sub regions of interest, each of which is 137 by 137 pixels in size. The average signal level of each of the 1536 sub regions of interest is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts – Horizontal overclock average in counts) \* mV per count

Where i = 1 to 1536. During this calculation on the 1536 sub regions of interest, the maximum and minimum signal

$$GlobalNon-Uniformity = 100 \times \left(\frac{ActiveAreaStandardDeviation}{ActiveAreaSignal}\right)$$

Units: %rms.

Active Area Signal = Active Area Average - Dark Column Average

#### Global Peak to Peak Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. The sensor is partitioned into 1536 sub regions of interest, each of which is 137 by 137

> GlobalUniformity =  $100 \times \frac{\text{MaximumSignal} - \text{MinimumSignal}}{100 \times 100}$ ActiveAreaSignal

Units: %pp

## Center Non–Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed

Center ROI Uniformity = 
$$100 \times \left(\frac{\text{Center ROI Standard Deviation}}{\text{Center ROI Signal}}\right)$$

Units: %rms.

Center ROI Signal = Center ROI Average - Dark Column Average

## Dark Field Defect Test

This test is performed under dark field conditions. The sensor is partitioned into 1536 sub regions of interest, each of which is 137 by 137 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the "Defect Definitions" section.

## Bright Field Defect Test

This test is performed with the imager illuminated to a level such that the output is at approximately 476 mV. Prior levels are found. The dark field global uniformity is then calculated as the maximum signal found minus the minimum signal level found.

Units: mVpp (millivolts peak to peak)

## Global Non–Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. Global non-uniformity is defined as

<u>n</u>)

pixels in size. The average signal level of each of the 1536 sub regions of interest (ROI) is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts - Horizontal overclock average in counts) \* mV per count

Where i = 1 to 1536. During this calculation on the 1536 sub regions of interest, the maximum and minimum signal levels are found. The global peak to peak uniformity is then calculated as:

the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. Defects are excluded for the calculation of this test. This test is performed on the center 100 by 100 pixels of the sensor. Center uniformity is defined as:

to this test being performed the substrate voltage has been set

such that the charge capacity of the sensor is 680 mV. The

average signal level of all active pixels is found. The bright

Dark defect threshold = Active Area Signal \* threshold

The sensor is then partitioned into 1536 sub regions of

interest, each of which is 137 by 137 pixels in size. In each

region of interest, the average value of all pixels is found.

For each region of interest, a pixel is marked defective if it

is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified.

and dark thresholds are set as:

Example for major bright field defective pixels:

- Average value of all active pixels is found to be 476 mV
- Dark defect threshold: 476 mV \* 12 % = 57 mV
- Region of interest #1 selected. This region of interest is pixels 13, 13 to pixels 149, 149.
  - Median of this region of interest is found to be 470 mV.
  - Any pixel in this region of interest that is ≤ (470 - 57 mV) 413 mV in intensity will be marked defective.
- All remaining 1536 sub regions of interest are analyzed for defective pixels in the same manner.

## OPERATION

#### Table 15. ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Units	Notes
Operating Temperature	T <sub>OP</sub>	-50	+70	°C	1
Humidity	RH	+5	+90	%	2
Output Bias Current	l <sub>out</sub>		60	mA	3
Off-chip Load	CL		10	pF	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Noise performance will degrade at higher temperatures.

2. T = 25°C. Excessive humidity will degrade MTTF.

 Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

#### Table 16. ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND


Description	Minimum	Maximum	Units	Notes
VDDα, VOUTα	-0.4	17.5	V	1
RDα	-0.4	15.5	V	1
V1B, V1T	ESD – 0.4	ESD + 24.0	V	
V2B, V2T, V3B, V3T, V4B, V4T	ESD – 0.4	ESD + 14.0	V	
FDGab, FDGcd	ESD – 0.4	ESD + 15.0	V	
H1Sα, H1Bα, H2Sα, H2Bα, H2SLα, Rα, OGα	ESD – 0.4	ESD + 14.0	V	1
ESD	-10.0	0.0	V	
SUB	-0.4	40.0	V	2

1.  $\alpha$  denotes a, b, c or d

2. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.

#### Power-Up and Power-Down Sequence

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.



#### Figure 14. Power–Up and Power–Down Sequence

#### Notes:

- 1. Activate all other biases when ESD is stable and SUB is above 3 V
- 2. Do not pulse the electronic shutter until ESD is stable
- 3. VDD cannot be +15 V when SUB is 0 V
- 4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10 mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect

the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

The VCCD clock waveform must not have a negative overshoot more than 0.4 V below the ESD voltage.




Figure 15.

Example of external diode protection for SUB, VDD and ESD.  $\alpha$  denotes a, b, c or d




Figure 16.

## Table 17. DC BIAS OPERATING CONDITIONS

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Reset Drain	RDα	RD	+11.8	+12.0	+12.2	V	10 μA	1
Output Gate	OGα	OG	-2.2	-2.0	-1.8	V	10 μA	1
Output Amplifier Supply	VDDα	VDD	+14.5	+15.0	+15.5	V	11.0 mA	1,2
Ground	GND	GND	0.0	0.0	0.0	V	–1.0 mA	
Substrate	SUB	VSUB	+5.0	VAB	VDD	V	50 μA	3, 8
ESD Protection Disable	ESD	ESD	-9.2	-9.0	-8.8	V	50 μA	6, 7
Output Bias Current	VOUTα	lout	-3.0	-7.0	-10.0	mA		1, 4, 5

1.  $\alpha$  denotes a, b, c or d

2. The maximum DC current is for one output. Idd = lout + Iss. See Figure 17.

3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is the nominal PNe (see Specifications).

An output load sink must be applied to each VOUT pin to activate each output amplifier.
Nominal value required for 40 MHz operation per output. May be reduced for slower data rates and lower noise.

6. Adherence to the power-up and power-down sequence is critical. See Power-Up and Power-Down Sequence section.

7. ESD maximum value must be less than or equal to V1\_L + 0.4 V and V2\_L + 0.4 V
8. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions




Figure 17. Output Amplifier

#### **AC Operating Conditions**

#### Table 18. CLOCK LEVELS

Description	Pins <sup>1</sup>	Symbol	Level	Minimum	Nominal	Maximum	Units	Capacitance <sup>2</sup>
Vertical CCD Clock,	V1B, V1T	V1_L	Low	-9.2	-9.0	-8.8	V	180 nF (6)
Phase 1		V1_M	Mid	-0.2	0.0	+0.2	-	
		V1_H	High	+12.8	+13.0	+14.0	-	
Vertical CCD Clock,	V2B, V2T	V2_L	Low	-9.2	-9.0	-8.8	V	180 nF (6)
Phase 2		V2_H	High	-0.2	0.0	+0.2		
Vertical CCD Clock,	V3B, V3T	V3_L	Low	-9.2	-9.0	-8.8	V	180 nF (6)
Phase 3		V3_H	High	-0.2	0.0	+0.2		
Vertical CCD Clock,	V4B, V4T	V4_L	Low	-9.2	-9.0	-8.8	V	180 nF (6)
Phase 4		V4_H	High	-0.2	0.0	+0.2		
Horizontal CCD Clock,	H1Sα	H1S_L	Low	-5.0 (7)	-4.4	-4.2	V	600 pF (6)
Phase 1 Storage	9	H1S_A	Amplitude	+4.2	+4.4	+5.0 (7)		
Horizontal CCD Clock,	Η1Βα	H1B_L	Low	-5.0 (7)	-4.4	-4.2	V	400 pF (6)
Phase 1 Barrier		H1B_A	Amplitude	+4.2	+4.4	+5.0 (7)		
Horizontal CCD Clock,	H2Sα	H2S_L	Low	-5.0 (7)	-4.4	-4.2	V	580 pF (6)
Phase 2 Storage		H2S_A	Amplitude	+4.2	+4.4	+5.0 (7)		
Horizontal CCD Clock,	Η2Βα	H2B_L	Low	-5.0 (7)	-4.4	-4.2	V	400 pF (6)
Phase 2 Barrier		H2B_A	Amplitude	+4.2	+4.4	+5.0 (7)		
Horizontal CCD Clock,	H2SLa	H2SL_L	Low	-5.2	-5.0	-4.8	V	20 pF (6)
Last Phase <sup>3</sup>		H2SL_A	Amplitude	+4.8	+5.0	+5.2		
Reset Gate	Rα	R_L <sup>4</sup>	Low	-3.5	-2.0	-1.5	V	16 pF (6)
		R_H	High	+2.5	+3.0	+4.0		
Electronic Shutter <sup>5</sup>	SUB	VES	High	+29.0	+30.0	+40.0	V	12 nF (6)
Fast Line Dump Gate	FDGα	FDG_L	Low	-9.2	-9.0	-8.8	V	50 pF (6)
		FDG_H	High	+4.5	+5.0	+5.5		

1.  $\alpha$  denotes a, b, c or d

2. Capacitance is total for all like named pins

3. Use separate clock driver for improved speed performance.

4. Reset low should be set to -3 volts for signal levels greater than 40,000 electrons.

5. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions

6. Capacitance values are estimated

7. If the minimum horizontal clock low level is used (-5.0 V), then the maximum horizontal clock amplitude should be used (5 V amplitude) to create a -5.0 V to 0.0 V clock.

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.




Figure 18.

## **Device Identification**

The device identification pin (DevID) may be used to determine which ON Semiconductor 5.5 micron pixel interline CCD sensor is being used.

#### Table 19. DEVICE IDENTIFICATION

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Device Identification	DevID	DevID	200,000	300,000	400,000	Ω	50 μA	1, 2, 3


1. Nominal value subject to verification and/or change during release of preliminary specifications.

2. If the Device Identification is not used, it may be left disconnected.

 After Device Identification resistance has been read during camera initialization, it is recommended that the circuit be disabled to prevent localized heating of the sensor due to current flow through the R\_DeviceID resistor.

#### Recommended Circuit

Note that V1 must be a different value than V2.



#### Figure 19. Device Identification Recommended Circuit

## TIMING

## Table 20. REQUIREMENTS AND CHARACTERISTICS

Description	Symbol	Minimum	Nominal	Maximum	Units	Notes
Photodiode Transfer	t <sub>pd</sub>	6	-	-	μs	
VCCD Leading Pedestal	t <sub>3p</sub>	16	-	-	μs	
VCCD Trailing Pedestal	t <sub>3d</sub>	16	-	-	μs	
VCCD Transfer Delay	t <sub>d</sub>	4	-	-	μs	
VCCD Transfer	t <sub>v</sub>	8	-	-	μs	
VCCD Clock Cross-over	VVCR	75		100	%	1
VCCD Rise, Fall Times	t <sub>VR</sub> , t <sub>VF</sub>	5	-	10	%	1, 2
FDG Delay	t <sub>fdg</sub>	2	-	-	μs	
HCCD Delay	t <sub>hs</sub>	1	-	-	μs	
HCCD Transfer	t <sub>e</sub>	25.0	29.4	-	ns	
Shutter Transfer	t <sub>sub</sub>	1	-	-	μs	
Shutter Delay	t <sub>hd</sub>	1	-	-	μs	
Reset Pulse	t <sub>r</sub>	2.5	-	-	ns	
Reset - Video Delay	t <sub>rv</sub>	-	2.2	-	ns	
H2SL – Video Delay	t <sub>hv</sub>	-	3.1	-	ns	
Line Time	t <sub>line</sub>	96.3	110.0	-	μs	Dual HCCD Readout
		179.4	208.7	-		Single HCCD Readout
Frame Time	t <sub>frame</sub>	213.5	246.1	-	ms	Quad HCCD Readout
		427.0	492.2	-		Dual HCCD Readout
		795.1	925.2	-	1	Single HCCD Readout

Refer to Figure 25: VCCD Clock Rise Time, Fall Time and Edge Alignment
Relative to the pulse width
Refer to timing diagrams as shown in Figures 21, 22, 23, 24 and 25.

## **Timing Diagrams**

The timing sequence for the clocked device pins may be represented as one of seven patterns (P1–P7) as shown in the table below. The patterns are defined in Figure 21 and

Figure 22. Contact ON Semiconductor Application Engineering for other readout modes.

Device Pin	Quad Readout	Dual Readout VOUTa, VOUTb	Dual Readout VOUTa, VOUTc	Single Readout VOUTa		
V1T	P1T	P1B	P1T	P1B		
V2T	P2T	P4B	P2T	P4B		
V3T	P3T	P3B	P3T	P3B		
V4T	P4T	P2B	P4T	P2B		
V1B	P1B					
V2B	P2B					
V3B	РзВ					
V4B	P4B					
H1Sa	P5					
H1Ba						
H2Sa <sup>2</sup>	P6					
H2Ba						
Ra	P7					
H1Sb	P5		P5			
H1Bb			P6			
H2Sb <sup>2</sup>	P6		P6			
H2Bb	P5					
Rb	F	P7		P7 <sup>1</sup> or Off <sup>3</sup>		
H1Sc	P5	P5 <sup>1</sup> or Off <sup>3</sup>	P5	P5 <sup>1</sup> or Off <sup>3</sup>		
H1Bc						
H2Sc <sup>2</sup>	P6	P6 <sup>1</sup> or Off <sup>3</sup>	P6	P6 <sup>1</sup> or Off <sup>3</sup>		
H2Bc						
Rc	P7	P7 <sup>1</sup> or Off <sup>3</sup>	P7	P7 <sup>1</sup> or Off <sup>3</sup>		
H1Sd	P5	P5 <sup>1</sup> or Off <sup>3</sup>	P5	P5 <sup>1</sup> or Off <sup>3</sup>		
H1Bd			P6	]		
H2Sd <sup>2</sup>	P6	P6 <sup>1</sup> or Off <sup>3</sup>	P6	P6 <sup>1</sup> or Off <sup>3</sup>		
H2Bd			P5	]		
Rd	P7	P7 <sup>1</sup> or Off <sup>3</sup>	P7 <sup>1</sup> or Off <sup>3</sup>	P7 <sup>1</sup> or Off <sup>3</sup>		

# Lines/Frame (Minimum)	2226	4452	2226	4452	
# Pixels/Line (Minimum)	3333		6666		

1. For optimal performance of the sensor. May be clocked at a lower frequency. If clocked at a lower frequency, the frequency selected should be a multiple of the frequency used on the a and b register.

2. H2SLx follows the same pattern as H2Sx For optimal speed performance, use a separate clock driver.

3. Off = +5 V. Note that there may be operating conditions (high temperature and/or very bright light sources) that will cause blooming from the unused c/d register into the image area.

#### Photodiode Transfer Timing

A row of charge is transferred to the HCCD on the falling edge of V1 as indicated in the P1 pattern below. Using this timing sequence, the leading dummy row or line is combined with the first dark row in the HCCD. The "Last Line" is dependent on readout mode – either 2226 or 4452 minimum counts required. It is important to note that, in general, the rising edge of a vertical clock (patterns P1–P4) should be coincident or slightly leading a falling edge at the same time interval. This is particularly true at the point where P1 returns from the high (3<sup>rd</sup> level) state to the mid–state when P4 transitions from the low state to the high state.




Figure 20. Photodiode Transfer Timing

#### Line and Pixel Timing

Each row of charge is transferred to the output, as illustrated below, on the falling edge of H2SL (indicated as P6 pattern). The number of pixels in a row is dependent on

readout mode – either 3333 or 6666 minimum counts required.




Figure 21. Line and Pixel Timing

**Pixel Timing Detail** 




Figure 22. Pixel Timing Detail

## Frame/Electronic Shutter Timing

The SUB pin may be optionally clocked to provide electronic shuttering capability as shown below.

Pattern

The resulting photodiode integration time is defined from the falling edge of SUB to the falling edge of V1 (P1




Figure 23. Frame/Electronic Shutter Timing





Figure 24. VCCD Clock Rise Time, Fall Time and Edge Alignment

pattern). t<sub>frame</sub>




#### Line and Pixel Timing – Vertical Binning by 2



#### Fast Line Dump Timing

The FDG pins may be optionally clocked to efficiently remove unwanted lines in the image resulting for increased frame rates at the expense of resolution. Below is an example of a 2 line dump sequence followed by a normal readout line. Note that the FDG timing transitions should complete prior to the beginning of V1 timing transitions as illustrated below.





#### STORAGE AND HANDLING

#### Table 22. STORAGE CONDITIONS

Description	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T <sub>ST</sub>	-55	+80	°C	1
Humidity	RH	5	90	%	2

1. Long term storage toward the maximum temperature will accelerate color filter degradation.

2.  $T = 25^{\circ}C$ . Excessive humidity will degrade MTTF.

For information on ESD and cover glass care and cleanliness, please download the *Image Sensor Handling and Best Practices* Application Note (AN52561/D) from www.onsemi.com.


For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com. For quality and reliability information, please download the *Quality & Reliability* Handbook (HBD851/D) from <u>www.onsemi.com</u>.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from <u>www.onsemi.com</u>.

For information on Standard terms and Conditions of Sale, please download <u>Terms and Conditions</u> from <u>www.onsemi.com</u>.

## **MECHANICAL INFORMATION**


## **Completed Assembly**




#### Notes:

- 1. See Ordering Information for marking code.
- 2. Cover glass not to overhang package holes or outer ceramic edges.
- 3. Glass epoxy not to extend over image array.
- 4. No materials to interfere with clearance through package holes.
- 5. Units: IN [MM]

Figure 27. Completed Assembly (1 of 2)



Notes: 1. Units IN [MM]



#### **Cover Glass**




Figure 29. Cover Glass

#### **Cover Glass Transmission**




Figure 30. Cover Glass Transmission

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, "including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor." Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor handles, cast, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with suc

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative